



A DOCPHOENIX

FOLLOW-ON DOCUMENT INDEX SHEET

INCOMING

____ ACPA _____
Continuing Prosecution Application

____ AP.B _____
Appeal Brief

____ C680 _____
Request for Corrected Notice/Allowance

____ C.AD _____
Change of Address

____ CFILE _____
Request for Corrected Filing Receipt

____ COCIN _____
Papers filed re Certificate of Corrections

____ CRFD _____
Computer Readable Form Defective

____ CRFE _____
Computer Readable Form 'ENTERED'

____ EABN _____
Request for Express Abandonment

____ ELC. _____
Response to Election/Restriction

____ IFEE _____
Issue Fee Transmittal PTOL 85 B

____ IRFND _____
Refund Request

____ L_RIN _____
Any Incoming to L&R

____ N417 _____
Copy of EFS Receipt Acknowledgement

____ N/AP _____
Notice of Appeal

____ PA.. _____
Change in Power of Attorney

____ PC/I _____
Power to Make Copies or to Inspect

____ PEF. _____
Pre-Exam Formalities Response

____ PEFRR EISS _____
Pre-Exam Formalities Reissue Response

____ PEFRSEQ _____
Pre-Exam Formalities Sequence Reply

INCOMING

____ LET. _____
Misc. Incoming Letter

____ IMIS _____
Miscellaneous Internal Document

____ PGEA _____
Req Express Aband to avoid Publication

____ PGA9 _____
Req for Corrected Pat App Publication

____ PGREF _____
Req for Refund of Publication Fee Paid

____ PROTEST _____
Protest Documents Filed by 3rd Party

____ PROTRANS _____
Translation of Provisional in Nonprovisional

____ REM _____
Applicant Remarks in Amendment

____ RESC _____
Rescind Non-Publication Request

____ RETMAIL. _____
Mailed Returned by Post Office

____ XT/ I _____
Extension of Time filed separate

APPL PARTS

____ 371P _____
PCT Papers in a 371 Application

____ A... _____
Amendment Including Elections

____ A.NE _____
After Final Amendment

____ A.PE _____
Preliminary Amendment

____ ABST _____
Abstract

____ ADS _____
Application Data Sheet

____ AF/D _____
Affidavit or Exhibit Received

____ APPENDIX _____
Appendix

APPL PARTS

____ ARTIFACT _____
Artifact
11/12/2003 CLM 4
Claim

____ COMPUTER _____
Computer Program Listing

____ CRFL _____
CRF Transfer Request

____ CRFS _____
Computer Readable Form Statement

____ DIST _____
Terminal Disclaimer Filed

____ DRW _____
Drawings

____ FOR _____
Foreign Reference

____ FRPR _____
Foreign Priority Papers

____ IDS _____
IDS Including 1449

____ NPL _____
Non-Patent Literature

____ OATH _____
Oath or Declaration

____ PET. _____
Petition

____ PGPUB DRAWINGS _____
Box PG Pub Drawings

____ SEQLIST _____
Sequence Listing

____ SPEC _____
Specification

____ SPEC NO _____
Specification Not in English

6/26/03

IN THE CLAIMS

Claim 1. (Currently Amended) An integrated circuit system having a plurality of macros, said integrated circuit system comprising:

an external voltage supply input configured for supplying an external voltage to the integrated circuit; and

a plurality of internal voltage supply generators, each connected to a respective macro of the plurality of macros and-configured for receiving the external voltage for generating an internal voltage supply for operating its respective macro;; and

~~wherein~~ each of the plurality of internal voltage supply generators includesing at least one supply circuitry for generating the internal voltage supply and at least one enable/disable circuitry for selectively connecting and disconnecting at least a portion of its the respective macro from the integrated circuit system.

Claim 2. (Original) The integrated circuit system as in claim 1, wherein each of the plurality of internal voltage supply generators regulate the internal voltage supply generated there from.

Claim 3. (Original) The integrated circuit system as in claim 1, wherein the external voltage is greater than the internal voltage supply.

Claim 4. (Original) The integrated circuit system as in claim 1, further comprising a scan-chain formed by a chain of scannable register latches storing fuse information and a switch enable/disable signal.

Claim 5. (Original) The integrated circuit system as in claim 1, wherein each of the plurality of internal voltage supply generators comprise a reference voltage generator for generating and providing a reference voltage for driving at least one voltage generator.

Claim 6. (Previously Amended) The integrated circuit system as in claim 5, wherein the reference voltage generator and the at least one voltage generator provide voltage to a substrate bias level voltage generator, a negative word line level voltage generator, and a boosted wordline high level voltage generator.

Claim 7. (Original) The integrated circuit as in claim 1, wherein the circuitry for generating the internal voltage supply comprises:
a reference supply unit for generating at least one of a voltage level and current level;
a voltage limiter coupled to the reference supply unit for controlling a voltage output level outputted from the voltage limiter;
an oscillator coupled to the voltage limiter for receiving the voltage output level and generating an oscillating voltage level; and
a charge pump for receiving the oscillating voltage level for generating the internal voltage supply.

Claim 8. (Original) The integrated circuit system as in claim 7, wherein a feedback voltage is provided from the charge pump to the voltage limiter.

Claim 9. (Original) The integrated circuit system as in claim 7, wherein the external voltage drives the reference supply unit, the voltage limiter, the oscillator, and the charge pump.

Claim 10. (Original) The integrated circuit system as in claim 7, wherein the circuitry for generating the internal voltage supply further comprises an enable register coupled to the voltage limiter, the oscillator and the charge pump, wherein the enable register is configured for storing one of an enable and disable signal and for enabling or disabling at least the voltage limiter, the oscillator and the charge pump according to the stored signal.

Claim 11. (Original) The integrated circuit system as in claim 10, wherein the enable register stores one of an enable and a disable signal during a power-on period.

(Currently Amended)

Claim 12. ~~(Original)~~ An integrated circuit system having a plurality of macros, said integrated circuit system comprising:

means for receiving an external voltage;

means coupled to the means for receiving the external voltage for generating an internal voltage supply for operating at least one of a plurality of internal voltage supply generators coupled to a respective macro of the plurality of macros; and

means for controlling the means coupled to the means for receiving the external voltage according to an enable/disable signal to selectively connect and disconnect at least a portion of the respective macro of the plurality of macros.

Claim 13. (Original) The integrated circuit system as in claim 12, further comprising a scan-chain formed by a chain of scannable register latches storing fuse information and the enable/disable signal.

Claim 14. (Original) The integrated circuit system as in claim 12, wherein the means coupled to the means for receiving the external voltage comprise a reference voltage generator for generating and providing a reference voltage for driving at least one voltage generator.

Claim 15. (Original) The integrated circuit system as in claim 14, wherein the reference voltage generator and the at least one voltage generator provide voltage to the at least one of the plurality of internal voltage supply generators.

Claim 16. (Original) The integrated circuit system as in claim 12, wherein the at least one of the plurality of internal voltage supply generators is selected from the group consisting of a substrate bias level voltage generator, a negative word line level voltage generator, and a boosted wordline high level voltage generator.

Claim 17. (Original) The integrated circuit as in claim 12, wherein the means coupled to the means for receiving the external voltage comprises:

a reference supply unit for generating at least one of a voltage level and current level;